Abstract-A new central pattern generator chip with 24 silicon neurons and reprogrammable connectivity is presented. The
I. INTRODUCTION
Coum deoe Central pattern generators (CPGs) are small, semi-l ill terned outputs to control motor functions. CPGs have been found in all organisms studied, from invertebrates [1] to ver-Fg .Mcorp fte3mx3mF-P hpfbiae na32
tebrates [2] and, recently, humans [3] ; they are responsible for 0.5 ,um process. behaviors such as flying, swimming, chewing, walking, breathing, and other regular activities [4] , [5] . Although typically not necessary for basic functionality [6] , sensory feedback strengths occupied a large on-chip area and required programand descending inputs from the brain are normally used to ming each time the chip was powered on. More recently, we modulate and control the CPG output [7] .
presented a design for compact synapses using non-volatile The goal of this work is to develop a silicon analog of analog storage on floating-gate (FG) transistors [13] . We have the biological central pattern generator to control locomotion now fabricated and begun to test a chip ( Fig. 1 ) that integrates in robots and, potentially, to serve as an in vivo replacement 1032 of these FG synapses in an array of 24 silicon neurons. for a real CPG after spinal cord injury. A number of silicon II. CHIP ARCHITECTURE CPGs can be found in the literature [8] - [11] with varying deThe floating-gate central pattern generator (FG-CPG) chip grees of biological realism. Chips with the most sophisticated architecture is similar to that described in [9] , [13] , and is neural models [8] are based on the Hodgkin-Huxley formalism illustrated in Figure 2 . Twenty-four identical silicon neurons and generate realistic spike outputs. However, these neurons are arranged in rows, with 12 external inputs and 24 recurrent occupy a large silicon area and are not well-suited to large-inputs running in columns across the chip. Each of the 36 scale integrated networks. The use of simple integrate-and-fire inputs makes synaptic connections to all 24 neurons via models allows for implementation of many neurons on the tefotn-aesnpecrut ecie nScinIsame silicon die [9] , but forgoes the realistic dynamics that (Fig. 3) . In addition to the external and recurrent inputs, may be useful in generating complex output patterns, ern lorcieaba urn rmasml urn Our previous CPG chip [9] allowed for 10 silicon neurons mirror (not shown).l to be fully interconnected via digitally-controlled synapses.
This architecture was used to create oscillatory networks with A. Neuron Circuit sufficient complexity to control a bipedal robot [12] . However, A block diagram of the neuron subcircuit is shown in the digital-to-analog converters employed to store the synaptic Figure 4 . As mentioned in [13] The 1032 on-chip floating-gate synapses (including external, ent compartments-dendritic, somatic, and axonal-that are recurrent, and specialized synapses) are all implemented with both functionally and spatially distinct. In Figure 1 , it can a simple nine-transistor operational transconductance amplifier be seen that the dendritic compartments (labeled "synapse (OTA), similar to that presented in [13] (Fig. 3) . Briefly, hotarray") occupy most of the silicon area, while the somatic and electron injection (HEI) [14] and Fowler-Nordheim tunneling axonal compartments (labeled "neuron array") are relatively [15] are used to add and remove charge from CFG1 and smaller. This is partially due to the large number of synapses CFG2, creating a differential voltage for the OTA and thereby implemented, but mostly because the membrane capacitance setting the current through M13 and M8. When the synapse is is distributed throughout the dendritic compartment to achieve activated by placing a digital high voltage on Trigger and a a compact layout. The contents of the neuronal compartments low voltage on Trigger, this differential current flows through are described briefly below: . The axonal compartment contains specialized "synapses" that produce variable-duration spike outputs and allow III. RESULTS for spike-frequency adaptation. The spike outputs are Figure 5 shows preliminary data recorded from a single onbuffered and sent off-chip to control external motor sys-chip neuron. The neuron is oscillating due to a constant influx tems, and are also used to gate the 24 recurrent synapses of bias current in its dendritic compartment. By adjusting between each cell, all of its neighbors, and itself. the bias input, it is possible to achieve a wide range of Although all three compartments of the neurons contain the spike frequencies, from approximately 1 Hz to 150 kHz. The same synapse circuit (Sec. II-B), only the 36 dendritic inputs maximum and minimum values of the membrane potential are synapses in the traditional sense. Programmable current are set by the somatic compartment's hysteretic comparator; sources used to reset the neuron and implement a refractory through appropriate tuning of the comparator's midpoint and period, spike-width modulation, and spike-frequency adapta-tail current, it is possible to make the charging and dischargtion are implemented with a floating-gate synapse circuit only ing nonlinear due to the diode-connected transistors at the synapses' output node (M9-M12 in Figure 3 ). The benefits of this nonlinearity have been explored in our previous work IV. CONCLUSION [9] , [12], [13] .
Our preliminary results demonstrate the functionality of our In order to generate useful signals for locomotion, a cen-3rd generation central pattern generator chip. By replacing the tral pattern generator must be able to generate phase-locked bulky digital-to-analog converters in our previous design [9] outputs. Figure 6 illustrates two examples of phase-locking with compact floating gate circuits, we were able to increase using neurons from the FG-CPG chip. In both cases, each the number of neurons and synapses by 85% and 261%, neuron received excitatory input from an external synapse respectively, for an equivalent silicon area. Additionally, the and inhibited the other neuron through a recurrent synapse. chip is more versatile than the previous design: as the the tail Phase delays were created by varying the synaptic strength currents on the synapse OTAs are varied from subthreshold of the external input. Figure 6 also shows an example of currents to large suprathreshold currents, the neurons generate how the specialized pulse width "synapse" can be used to oscillations over six orders of magnitude in the frequency increase or decrease the duration of the neuron's output. domain. The ability to create variable-duration outputs with arbitrary
We are currently working to create complex networks sufphase relationships is important when the CPG is used to ficient to produce locomotion in a robotic biped. Previously, control locomotion with multiple flexor/extensor pairs. For we presented a network of twelve neurons that can control
